龙芯中科技术股份有限公司-pg电子游戏网站

recently, onnx runtime, the open-source community behind the renowned ai inference framework, released the official version 1.17.0, which includes support for loongarch. users can now use this release directly from the onnx runtime open-source community to develop and deploy ai inference applications on the loongson platform, thereby enhancing the loongarch ai ecosystem. onnx runtime (ort) has gained significant popularity as an ai inference framework software in recent years. it serves as a foundational ai inference engine for numerous ai applications, supporting different model formats such as pytorch, tensorflow, and tflite. in addition, it accommodates various computing backends, including cpu, gpu, iot, npu, and fpga. during the development of ort version 1.17.0, loongson's technology team closely collaborated with the onnx runtime community. they contributed 7697 lines of code to the community's code repository and conducted comprehensive vector optimization on core operators like matrix multiplication, convolution, and transposition. with the community's support, the loongarch-optimized code successfully passed quality assurance processes, including inspection and test verification. as of ort version 1.17.0, the onnx runtime community officially provides native support for loongarch.

in september 2023, loongson technology completed the preliminary development of the printer main control chip—loongson 2p0500. ls2p0500 is a main control soc chip designed for the control system of single/multi-function printers and is the core controlling component in printing and scanning devices. this chip is used for print data reception, parsing, and processing; print engine control; timing control scanning; data scanning; image processing; motor control, etc. the chip employs heterogeneous cpu topology, incorporating one la364 core and two la132 cores, along with a 512kb shared l2 cache. it integrates various functional modules (such as ddr3, gmac, otg, usb, print interfaces, scanning interfaces, image units, pmio, ad/da, emmc, sdio, spi, and pwm) and a power management and control module. thus, the chip has wide application in printing, scanning, copying, and other typical scenarios. test results showed that all functions of the ls2p0500 are normal, with performance, power consumption, and reliability meeting expectations and requirements. loongson technology collaborates with multiple domestic mainstream printer manufacturers to meet the needs of various application scenarios such as printing, scanning, and copying. some prototypes are undergoing system testing by related manufacturers and are planned for trial production in small batches in the near future. loongson technology will complete the productization of the ls2p0500 by the end of 2023. it will keep delving into the field of printer chips and enhancing its cost performance and market competitiveness through series production and other complementary measures. prototype images

recently, the new generation quad-core loongarch-based cpu, ls3a6000, was successfully developed, which marked china's new milestone in the design of homegrown desktop cpus. according to the test results from the electromagnetic compatibility laboratory of china electronics standardization institute (cesi-emc), the quad-core cpu, operating at a frequency of 2.5ghz, demonstrated a single-thread integer/floating point score of 43.1/54.6 in spec cpu 2006 base, and a multi-thread integer/floating point score of 155/140 in spec cpu 2006 base. the dual ddr4-3200 memory channels exhibited a bandwidth exceeding 42gb/s, with unixbench measurements surpassing 7,400 points. these test results, evaluated holistically, suggest that the overall performance of the ls3a6000 processor rivals that of intel's 10th generation quad-core processors launched in 2020. note: the test platform used for these results comprised a ls3a6000 with four cores and eight threads operating at 2.5ghz, 8gb ddr4 3200 memory, 256 nvme hard disks, and the loongnix (v20.4) operating system alongside the loongarch64 gcc8.3 compiler. the ls3a6000 processor is based on loongson's proprietary instruction set architecture (loongarchtm). this architecture, from high-level structure to instruction functionalities and abi standards, was created totally with homegrown design and without licensing from any other country. numerous international open-source communities associated with isas, as well as operating systems like uniontech os, kylin os, euleros, anolis os, and harmonyos, have lent their support to loongarch. this backing, combined with foundational applications such as wps, wechat, qq, dingtalk, and tencent meeting, has formed a basic software ecosystem parallel to x86 and arm. representing the inaugural product of loongson's fourth-generation microarchitecture, the ls3a6000 integrates four high-performance 6-issue 64-bit la664 processor cores. its primary frequency reaches 2.5ghz, and it supports both 128-bit vector processing extension instructions (lsx) and 256-bit advanced vector processing extension instructions (lasx). the processor also features simultaneous multi-threading technology (smt2), allowing for a total of eight logical cores. the ls3a6000 includes a ddr4-3200 dual-channel controller and a trusted security module, offering secure startup solutions and national cryptographic (sm2, sm3, sm4, etc.) application support. compared to its predecessor—ls3a5000 desktop cpu—the ls3a6000 boosts single-thread performance by over 60% under the same process. the overall multi-thread performance has seen a significant growth, delivering a smoother user experience. future loongson server cpus are expected to multiply the performance of the previous generation of 16-core ls3c5000 and 32-core ls3d5000 server cpus. the ls3a6000, along with other loongarch cpus, also achieve remarkable level of software compatibility. loongson recently submitted a patch to the linux upstream community to support the detection and scheduling of hyper-threading features of the 3a6000 and enhance its features. the ls3a6000 further refines the level of software and hardware cooperation for binary translation, enabling the operation of more cross-platform applications. it caters to a wide range of large and complex desktop application scenarios.